{
  "$schema": "https://themachinepress.com/schemas/story-v1.schema.json",
  "schema_version": "1.0.0",
  "document_type": "machine_press_story",
  "story": {
    "story_id": "mp-2026-09-06-013",
    "source_story_id": "tmp-story-para-pipe-soc-parallelism",
    "edition_id": "mp-2026-09-06-morning-0059",
    "edition_url": "https://themachinepress.com/edition/2026-09-06",
    "position": 13,
    "story_type": "dispatch",
    "section": "chips-infrastructure",
    "editorial_classification": "editorial",
    "headline": "The Edge Chip Stopped Choosing Between a Pipeline and Parallel Work",
    "slug": "the-edge-chip-stopped-choosing-between-a-pipeline-and-parallel-work",
    "dek": "Para-Pipe maps operator concurrency within and across stages, producing Pareto choices for latency, throughput and energy on heterogeneous SoCs.",
    "summary": "Para-Pipe maps operator concurrency within and across stages, producing Pareto choices for latency, throughput and energy on heterogeneous SoCs.",
    "body_text": "The framework searches how a neural graph should share work across big and little CPU cores, a GPU, DSPs and a dedicated accelerator. On one Amlogic system, throughput-optimized configurations improved average energy efficiency by 11.0 percent over pure pipelining and 23.3 percent over non-pipelined parallel execution. A second automotive-class platform supplied another heterogeneous test. These are measurements on the authors' graphs and devices, not general efficiency guarantees for all edge workloads.",
    "why_it_matters": "Para-Pipe maps operator concurrency within and across stages, producing Pareto choices for latency, throughput and energy on heterogeneous SoCs.",
    "limitations": [
      "These are measurements on the authors' graphs and devices, not general efficiency guarantees for all edge workloads."
    ],
    "importance": 8,
    "canonical_url": "https://themachinepress.com/story/mp-2026-09-06-013/the-edge-chip-stopped-choosing-between-a-pipeline-and-parallel-work",
    "json_url": "https://themachinepress.com/story/mp-2026-09-06-013.json",
    "first_published_at": "2026-09-06T09:00:00.000-04:00",
    "modified_at": "2026-09-06T09:00:00.000-04:00",
    "content_status": "new",
    "is_carryover": false,
    "carryover_reason": null,
    "key_claims": [
      {
        "claim_id": "claim-mp-2026-09-06-013-001",
        "text": "Para-Pipe maps operator concurrency within and across stages, producing Pareto choices for latency, throughput and energy on heterogeneous SoCs.",
        "source_ids": [
          "source-2026-09-06-013"
        ],
        "qualification": "These are measurements on the authors' graphs and devices, not general efficiency guarantees for all edge workloads."
      }
    ],
    "source_ids": [
      "source-2026-09-06-013"
    ],
    "tags": [
      "edge AI",
      "operator parallelism",
      "energy efficiency"
    ],
    "image_url": "https://themachinepress.com/issues/2026-09-06/soc-hardware-file.webp",
    "corrections": []
  },
  "sources": [
    {
      "source_id": "source-2026-09-06-013",
      "title": "arXiv preprint 2609.04168",
      "publisher": "arXiv",
      "url": "https://arxiv.org/abs/2609.04168",
      "canonical_url": "https://arxiv.org/abs/2609.04168",
      "source_type": "primary_research",
      "is_primary_source": true,
      "published_at": "2026-09-03T13:53:44.000-04:00",
      "accessed_at": "2026-09-06T08:20:00.000-04:00",
      "supports_claim_ids": [
        "claim-mp-2026-09-06-013-001"
      ]
    }
  ],
  "corrections": [],
  "publisher": {
    "name": "The Machine Press",
    "url": "https://themachinepress.com",
    "description": "A daily newspaper for the age of artificial intelligence."
  },
  "cite_this_report": {
    "title": "The Edge Chip Stopped Choosing Between a Pipeline and Parallel Work",
    "publisher": "The Machine Press",
    "published_at": "2026-09-06T09:00:00.000-04:00",
    "canonical_url": "https://themachinepress.com/story/mp-2026-09-06-013/the-edge-chip-stopped-choosing-between-a-pipeline-and-parallel-work"
  }
}