{
  "$schema": "https://themachinepress.com/schemas/story-v1.schema.json",
  "schema_version": "1.0.0",
  "document_type": "machine_press_story",
  "story": {
    "story_id": "mp-2026-10-17-018",
    "source_story_id": "tmp-brief-meta-amd-training-codesign",
    "edition_id": "mp-2026-10-17-morning-0099",
    "edition_url": "https://themachinepress.com/edition/2026-10-17",
    "position": 20,
    "story_type": "ticker",
    "section": "chips-infrastructure",
    "editorial_classification": "editorial",
    "headline": "Meta Reworks the Model Around the Accelerator",
    "slug": "meta-reworks-the-model-around-the-accelerator",
    "dek": "A production case study reports up to 1.5-times higher training throughput than a direct AMD MI350X port.",
    "summary": "A production case study reports up to 1.5-times higher training throughput than a direct AMD MI350X port.",
    "body_text": "The paper combines hardware-model co-design, zero-warmup kernel selection and agent-assisted porting for recommendation workloads, emphasizing MI350X memory capacity rather than CUDA-shaped assumptions. The comparison is Meta's own case study, not an independent fleet-wide benchmark.",
    "why_it_matters": "A production case study reports up to 1.5-times higher training throughput than a direct AMD MI350X port.",
    "limitations": [
      "The comparison is Meta's own case study, not an independent fleet-wide benchmark."
    ],
    "importance": 7,
    "canonical_url": "https://themachinepress.com/story/mp-2026-10-17-018/meta-reworks-the-model-around-the-accelerator",
    "json_url": "https://themachinepress.com/story/mp-2026-10-17-018.json",
    "first_published_at": "2026-10-17T09:00:00.000-04:00",
    "modified_at": "2026-10-17T09:00:00.000-04:00",
    "content_status": "new",
    "is_carryover": false,
    "carryover_reason": null,
    "key_claims": [
      {
        "claim_id": "claim-mp-2026-10-17-018-001",
        "text": "A production case study reports up to 1.5-times higher training throughput than a direct AMD MI350X port.",
        "source_ids": [
          "source-2026-10-17-020"
        ],
        "qualification": "The comparison is Meta's own case study, not an independent fleet-wide benchmark."
      }
    ],
    "source_ids": [
      "source-2026-10-17-020"
    ],
    "tags": [
      "AI infrastructure",
      "AMD GPUs",
      "training"
    ],
    "image_url": null,
    "corrections": []
  },
  "sources": [
    {
      "source_id": "source-2026-10-17-020",
      "title": "arXiv preprint 2610.22230, original v1",
      "publisher": "arXiv",
      "url": "https://arxiv.org/abs/2610.22230v1",
      "canonical_url": "https://arxiv.org/abs/2610.22230v1",
      "source_type": "primary_research",
      "is_primary_source": true,
      "published_at": "2026-10-15T13:09:08.000-04:00",
      "accessed_at": "2026-10-17T08:26:35.645-04:00",
      "supports_claim_ids": [
        "claim-mp-2026-10-17-018-001"
      ]
    }
  ],
  "corrections": [],
  "publisher": {
    "name": "The Machine Press",
    "url": "https://themachinepress.com",
    "description": "A daily newspaper for the age of artificial intelligence."
  },
  "cite_this_report": {
    "title": "Meta Reworks the Model Around the Accelerator",
    "publisher": "The Machine Press",
    "published_at": "2026-10-17T09:00:00.000-04:00",
    "canonical_url": "https://themachinepress.com/story/mp-2026-10-17-018/meta-reworks-the-model-around-the-accelerator"
  }
}